Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What kind of analysis can be done with SPEF?

Status
Not open for further replies.

au_sun

Full Member level 2
Joined
Aug 5, 2004
Messages
147
Helped
15
Reputation
30
Reaction score
4
Trophy points
1,298
Activity points
1,184
analysis with SPEF

u can use it for Timing anaylsis & cross talk anlysis
 

DAWEN

Newbie level 4
Joined
Dec 13, 2007
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,298
Re: analysis with SPEF

and how to do that?
can I use hspice to simulate my design using the .spef file?

au_sun said:
u can use it for Timing anaylsis & cross talk anlysis
 

vlsichipdesigner

Full Member level 2
Joined
May 9, 2007
Messages
134
Helped
16
Reputation
32
Reaction score
9
Trophy points
1,298
Location
India
Activity points
2,367
Re: analysis with SPEF

hi designer,

my 2 cents,

1. You read the routed netlist and the SPEF file in the primetime and perform post-routed timing analysis.
2. You read the routed netlist and the SPEF file and generate SDF[Standard Delay format] file. Use the routed netlist and SDF file for gate level simulation to check whether you are meeting functionality & timing.

Praise the Lord.

best regards,
vlsichipdesigner
https://www.vlsichipdesign.com
chip design made eazy
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top