Non AMP

what is the working of inverter when input is giving to VDD/2?

Thread starter krishnakanth.ramireddy
Start date Jun 6, 2012

Status: Not open for further replies.

Jun 6, 2012

#1

K

krishnakanth.ramireddy

Newbie level 3

what is the working of cmos inverter when gate input voltage is fed to VDD/2?

Jun 6, 2012

#2

ALERTLINKS

Advanced Member level 4

https://www.edaboard.com/threads/198656/

- - - Updated - - -

Jun 6, 2012

#3

V

varunkant2k

Full Member level 6

Depending upon the Quiescent point, IF both transistors have symmetric sizing (both transistors will be on) ,output will be VDD/2.

Status: Not open for further replies.

Similar threads

Vdd/Vcc noise, slow rise time CMOS input impact
- Started by danadakk
- Mar 21, 2024
- Replies: 1
Elementary Electronic Questions
F
What is this Voltage, "Vtouch" meaning
- Started by FreshmanNewbie
- Yesterday at 10:17 AM
- Replies: 1
Elementary Electronic Questions
what is incremental resistance in transistor?
- Started by khatus
- Sunday at 8:02 PM
- Replies: 2
Elementary Electronic Questions
S
Do holes in a semiconductor only move when there is a current going through the semiconductor?
- Started by s55
- Mar 16, 2024
- Replies: 8
Elementary Electronic Questions
F
What is happening with this USB?
- Started by FreshmanNewbie
- Feb 22, 2024
- Replies: 6
Elementary Electronic Questions