Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What is the VIA BLOCKAGE layer ?

Status
Not open for further replies.

montu.gaurav

Newbie level 3
Joined
Jun 6, 2007
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,305
Hi,

Can anybody please tell me waht is viablockage layer. I encountered a section of a tf file that I am using as:

DesignRule {
layer1 = "via1Blockage"
layer2 = "VIA1"
minSpacing = 0.22
}


The foundry document specifies no spacing about via blockage and I am confused what is it and how is it used by ASTRO.

Regards,
Gaurav Kaushik
 

Re: VIA BLOCKAGE layer

Dear Sir,

If you define viaBlockage layer, the Astro will not be routing above it.
The viaBlockage is the same metalBlockage.

Best Regards,
chyau
 

Re: VIA BLOCKAGE layer

Hi ,

That I understand.

What I didn't understand is why spacing is required between VIA1 and Via1blockage layer. The normal via spacing in the particular technology is 0.15. That spacing and the way how it is calculated is bothering me.

Please let me know if u have any idea.

Gaurav
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top