Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

what is the use of M0,M0_OD1,M0_OD2 layer in 20/16nm FINFET process?

Status
Not open for further replies.

ms_90

Member level 2
Member level 2
Joined
Apr 9, 2014
Messages
46
Helped
1
Reputation
2
Reaction score
1
Trophy points
8
Visit site
Activity points
275
while reading some finfet docs, i found that M0,M0_OD1,M0_OD2 layers in 20/16nm FINFET process..can someone please explain the use of those layers?
 

The information you're sharing is foundry-specific data most probably covered under NDA. It'd be advisable to seek this information from the foundry and not post questions/information in a public forum.
 

sorry i didnt know these things....i will not share such info again...
 

Yes. NDA Restricted Info.

To Clarify your query, those are intermediate Contact rules from Poly or Active to Metal.

Due to shrink we are not able to place the contact in active as in case of Planar Transistor. Hence in FinFet you have intermediate layer to connect PO/Active to Metal.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top