What do you by "intellectual property"? Do you actually mean "intelligence"?
A basic flip-flop latches data/address at the rising edge of the clock signal, and this is the basic of synchronous digital logic. If DDR requires some special design such that data/address can be latched at both the rising and falling edge, I am sure there are good designs to implement them. But any way, even with double-edged latching mechanism the clock is still "clock", why comes the term "strobe", like a figure of speech?
Matt
Originally posted by Mowgli
Because transitions of voltages from logic level 0 to 1 or 1 to 0 take time to complete: so the strobe is asserted a suitable time after the start of data lines transitions to tell the reader that the data is valid in the sense that the transitions between logic levels on the lines have been completed.
so matt,
consider there are 4 flip-flops in total, let the required output is 1100........... The current state is 1010...... so in the next cycle we have to get the required output...Ok
and look the first flipflop state is no change 1
second flip flop change from 0 to 1
third flipflop change from 0 to 1
4th flipflop no change from 0
--------------------------------------------------------------
now in TTL design range from 0 volts to 0.5 volts for a "low" logic state, and 2.7 volts to 5 volts for a "high" logic state.
soin the next clock cycle suppose the transition mentioned is happening. it takes time. So if there is no mechanism to know weather this transition is completed, instead of a 1 in the IInd flipflop we may get a 0 (if transition is not completed). But by means of STROBE we can tell the system that the transition is completed and valid data is there. If there is not this mechanism as I said earlier, the data
now,
What do you by "intellectual property"? Do you actually mean "intelligence"?
yes it is.............. we humans have the inteligence.........
Hope this clears your doubt. if not ask feel free to post.
-------------------------------
Note: in DDR the flipflops are not using, but the capacitors are used..
Iam not sure in DDR ttl is used but this is the basic principle