Non AMP

What is the theory of Desearilze, Decision logic and over-sampling phases?

Thread starter saite136
Start date Apr 5, 2010

Status: Not open for further replies.

Apr 5, 2010

#1

S

saite136

Newbie level 1

questions about BCDR

1、over-sampling may have three pase,how to choose the correct ?
2、what are the theory of Desearilzer and Decision logic ?

thank you!

Status: Not open for further replies.

Similar threads

B
System Management Wizard 1.3 for Zynq Ultrascale+ Over Temperature (OT) not working as intended
- Started by Beginner_in_FPGA
- May 6, 2024
- Replies: 4
PLD, SPLD, GAL, CPLD, FPGA Design
K
What's the difference between RAM and ROM with a coe files in Xilinx FPGA?
- Started by kevinwang65
- Mar 11, 2024
- Replies: 13
PLD, SPLD, GAL, CPLD, FPGA Design
P
Incorrect sampling in a tapped delay line
- Started by Phrancees69
- May 9, 2023
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
M
Problem with PS/2 communication over UART
- Started by mtaciano
- Jul 7, 2023
- Replies: 5
PLD, SPLD, GAL, CPLD, FPGA Design
M
How to instantiate another vhd file inside testbench, where the testbench is used for opening files
- Started by metamisers
- Jan 6, 2024
- Replies: 6
PLD, SPLD, GAL, CPLD, FPGA Design