Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What is the syntax error in the verilog prog in declaring the s and d as arrays.

Status
Not open for further replies.

sairasalim

Newbie level 1
Newbie level 1
Joined
Jan 22, 2013
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,289
module split(x,s,d,N);
input [4:0]x[4:0];
input N=4;
inout [4:0]s[0:4];
inout [4:0]d[0:4];
reg [4:0]s[0:4];
reg [4:0]d[0:4];
reg i,j;
initial
begin
for(i=0,i<N,i=i+1)
begin
for(j=0,j<N,j=j+1)
begin
if(j%2== 0)
s[j]=x[j];
else
d[j]=x[j];
end
end
end
endmodule


The syntax error shown was
Error: D:/II SEMESTER/project/split.v(6): 'Port' must not be declared to be an array: s.
** Error: D:/II SEMESTER/project/split.v(7): 'Port' must not be declared to be an array: d.
** Error: D:/II SEMESTER/project/split.v(11): near "<": syntax error, unexpected '<'
 

'Port' must not be declared to be an array
That's by Verilog specification. Check your text book, probably use System Verilog to overcome the restriction.

Furthermore there's a problem with the type of i,j and N.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top