Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What is the setup and hold time?

Status
Not open for further replies.

sachinmaheshwari

Member level 4
Joined
Aug 7, 2007
Messages
69
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,743
what is the set up and hold time.?
plz explain me using a clock,input and an output.
 

pintuinvlsi

Member level 3
Joined
Jul 13, 2007
Messages
61
Helped
19
Reputation
38
Reaction score
10
Trophy points
1,288
Activity points
1,631
set up time and hold time

Setup - the minimum time before which data must be stable before clock transition
Hold time - the minimum time after which data must be stable after clock transition
Set up and hold is related to input signal and clock edge, not output.
If you input meets these requirement then you will get a valid output.(after clock to Q delay of flop from clock edge).

 

bharat_in

Member level 4
Joined
Oct 5, 2006
Messages
78
Helped
9
Reputation
18
Reaction score
7
Trophy points
1,288
Activity points
1,716
setup time and hold time

@sachinmaheshwari

Setup time is the time for the input signal to get loaded in to the latch, before latch gets trigerred by the active clock edge.. so that the signal can be samled properly.

Hold time is the duration for which the latch looks at the input after the active clock edge, so that it can get sampled properly... any signal change after the hold time won't be available to the output until the next clock edge.. so, signal can change after the hold time...

Hope this helps....
 

pratap_v

Member level 4
Joined
Jan 6, 2007
Messages
71
Helped
10
Reputation
20
Reaction score
7
Trophy points
1,288
Activity points
1,688
set up and hold time

setup time is how early the data should be present before the clock edge arrival.This should be before clock.
where as hold time is how much time the data to be held after the clock edge arrival.
 
  • Like
Reactions: meeyaw

    meeyaw

    points: 2
    Helpful Answer Positive Rating

kpsai26779

Member level 5
Joined
Jun 28, 2007
Messages
80
Helped
11
Reputation
22
Reaction score
4
Trophy points
1,288
Location
Bangalore, India.
Activity points
1,669
setup time and hold time

Hi folks,

I believe it is better to know how set-up and hold time will come into picture than blindly remembering setup is before clk edge and hold is after clk edge

I recommend to read how the edge triggered flip-flop works in digital design by moris mano
 

santoshl

Junior Member level 2
Joined
Aug 14, 2007
Messages
24
Helped
4
Reputation
8
Reaction score
3
Trophy points
1,283
Activity points
1,427
set up time hold time

when dealing with flops, the data should be stable for some period before and after the clock trigger occurs. the period for which the data shld be stable before clk edge is called setup time and tht after clock edge is called hold time



the attachment is a part of STA ppt loaded by Fayez Mohd
 
  • Like
Reactions: nchau and BISH

    BISH

    points: 2
    Helpful Answer Positive Rating

    nchau

    points: 2
    Helpful Answer Positive Rating

anildesh

Newbie level 6
Joined
Jan 8, 2007
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Hyderabad
Activity points
1,338
set up time hold time problems

set up and hold time are the most important parameters when we are dealing with a synchronous design.
because the sanity of the input wrt to clk is very imp bcoz these parameters are applicable only for inputs.

for setup time and hold time violation in think there r two equations to fullfill the correct operation of circuit. so both r important for max.. clock frequency.

equations are..

Tc-q + Tsetup + Tcskew + Tcomb <= T (setup)

Tc-q + Tcomb - Tcskew >= Thold (holdtime)

genrally in designs setup time is greater than hold time and always we talk hold time in terms of negative slack
 

amolpukale

Newbie level 4
Joined
Aug 6, 2007
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,311
what is hold time and set up time ?

Anildesh,

You have mentioned the following equation -

Tc-q + Tsetup + Tcskew + Tcomb <= T (setup)

However since clock skew would help meet setup requirement, I believe the equation should be -

Tc-q + Tsetup - Tcskew + Tcomb <= T (setup)

Thanks
 

rahul12121985

Newbie level 1
Joined
Aug 22, 2007
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,287
need of setup and hold time

The max cycle time is-- the clock to Q delay of flop1 + clock skew of flop1 + the maximum propagation delay of combo logic + the setup time of flop2.
Hold time is not considered in calculating clock frequency.
Ideally hold time of a flop should be zero. For eliminating hold time violations, the lock to Q delay of flop1 + min prop delay of combo logic - clock skew to flop2 should be greater than the hold time of the flop2.
 

glclub

Newbie level 2
Joined
Sep 5, 2007
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,293
setup & hold time picture

Does somebody can explain me why circuit cell need setup and hold time?
 

parikhjigish

Newbie level 1
Joined
Jun 23, 2009
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Austin
Activity points
1,285
set up and hold time

Best way to thoroughly understand Setup time and Hold time is to read a good textbook. I'd recommend chapter 7 of CMOS VLSI Design by Weste and Harris available online on Google books.
 

Joined
Oct 20, 2010
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,287
Re: set up and hold time

set up time is the time before which data should be held stable before the rising edge of the clock
Hold time is the time for which the data should be held stable after the rising edge of the clock so that it is correctly recognized by flop.:roll:
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top