Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

what is the reason for data mask pin in DDR3

Status
Not open for further replies.

FixitFast

Junior Member level 2
Junior Member level 2
Joined
Feb 6, 2013
Messages
20
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,462
Hi all


what is the reason of data mask pin in DDR3. What if I make it disable?


please reply
 

possibly RTFM might lead you to your answer.
Most likely if you disable DM, then the data will not get masked. Yes ?

cheers!
 
Last edited:

It allows writes at 1B granularity. For example, if you need to write exactly 1B to RAM and you have a 64b bus (8B wide) and burst length is set to 8, then the smallest size of data you can write would be 8*8=64B (or 512b). With the data mask, you can mask off 7B of one access, and then mask off all 8B of the remaining 7 accesses in the fixed-length burst.

For similar reasons, it allows you to write 2B or 4B at a time as well.

Otherwise you would need to do a read-modify-write any time you wanted to write less than 64B to RAM!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top