Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What is the purpose of creating std_logic_textio package when we have textio already?

Status
Not open for further replies.

matrixofdynamism

Advanced Member level 2
Joined
Apr 17, 2011
Messages
565
Helped
24
Reputation
48
Reaction score
23
Trophy points
1,298
Activity points
7,369
Why is there a need for std_logic_textio package to be created when we already have a textio package? Also, why is it that the VHDL standard packages do not include a function to convert std_logic_vector to string, after all this is a very basic requirement is it not?
 

TrickyDicky

Advanced Member level 5
Joined
Jun 7, 2010
Messages
7,065
Helped
2,077
Reputation
4,171
Reaction score
2,030
Trophy points
1,393
Activity points
39,118
the textio package only covers std.textio for types defined in std.standard - integer, real, bit_vector etc.
std_logic_textio was defined by synopsys (so is not a standard VHDL package) as a way to directly read/write std_logic_vectors without having to first convert to bit_vector or integer or the like, and allows you to read/write values that are not '0' or '1'.

VHDL 2008 has all of the text read/write functionality written into the std_logic_1164 package (and all the standard packages - numeric_std, fixed_pkg, float_pkg etc) , along with functions like to_string, to_hstring, to_ostring etc.

I have no idea why it was not included in the '93 standard, or even the 2002 standard. You'll have to ask the standards body..
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top