Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What is the gate leakage in CMOS inverter?

Status
Not open for further replies.

sachinmaheshwari

Member level 4
Joined
Aug 7, 2007
Messages
69
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,743
firstly ,what is gate leakage in cmos inverter?
secondly,what would be the gate leakage when two inverters are connected?
 

avimit

Banned
Joined
Nov 16, 2005
Messages
413
Helped
91
Reputation
182
Reaction score
23
Trophy points
1,298
Location
Fleet, UK
Activity points
0
Re: cmos inverter

The reverse bias current through pn/np junections in p-mos and n-mos of an inverter is leakage current. Leakage current in each inverter connected together would be independent of each other.
Kr,
Avi
http://www.vlsiip.com
 

A.Anand Srinivasan

Advanced Member level 5
Joined
Oct 15, 2005
Messages
1,804
Helped
257
Reputation
514
Reaction score
39
Trophy points
1,328
Location
India
Activity points
10,680
Re: cmos inverter

in MOS we consider the gate current to be zero but it is not so..... the leakage of current through the gate is called gate leakage current... the gate leakage doesnt affect MOS circuits that much because it is very low in terms of value and also MOS is a voltage controlled current source....
 

sachinmaheshwari

Member level 4
Joined
Aug 7, 2007
Messages
69
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,743
Re: cmos inverter

Leakage current in each inverter connected together would be independent of each other.
plz elaborate this.
how can you say this.?
need more explanation
 

A.Anand Srinivasan

Advanced Member level 5
Joined
Oct 15, 2005
Messages
1,804
Helped
257
Reputation
514
Reaction score
39
Trophy points
1,328
Location
India
Activity points
10,680
Re: cmos inverter

the gate leakage of MOSFET is too low that it can be neglected...
 

rkadarla

Newbie level 6
Joined
Jun 11, 2007
Messages
14
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,283
Activity points
1,370
Re: cmos inverter

Gate leakage is also comparable to sub threshold leakage in the DSM and VDSM.
as the thickness of the gate oxide is reduced to few atomic layers tunneling effect is increasing and the gate leakage has become quite an issue.

The thickness of gate oxide is restricted to 8 °A ( Armstrong).
 

mohdfayez

Junior Member level 2
Joined
Jun 29, 2007
Messages
22
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,417
cmos inverter

gate leakage is a dominant feature in short channel transistors. u can say in 0.45 nm tech n below. this occurs due to the possibly shortening of drain and source region in a cmos inverter.
gate leakage is independent when it comes to connecting of two inverters.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top