Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

what is the fifo depth..?

Status
Not open for further replies.

jny

Newbie level 3
Newbie level 3
Joined
May 9, 2014
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
33
If my write clk and read clk are of same frequency,but asynchronous with respect to phase. Then what should be my FIFO depth. Plz any body help me.?
 

FIFO( first in first out)..... it is number of bits that can be stored in the FIFO....it is equivalent to the number of flops you have in the design......you can think of it as a memory like 4bit words and you can store 128words....then the depth will be 128.....
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top