Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What is the difference between STA and CTS?

Status
Not open for further replies.

gmailbond

Junior Member level 1
Joined
Dec 9, 2008
Messages
19
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Bangalore
Activity points
1,422
What is the difference between STA and CTS when the goal of both the processes is same?Which is given highest priority and why?
Why cant we fix hold time in front end as we do setup and then move on Back end?
 

D Saurabh

Junior Member level 1
Joined
Jun 3, 2009
Messages
18
Helped
4
Reputation
8
Reaction score
0
Trophy points
1,281
Location
Singapore
Activity points
1,396
STA and CTS do not have the same goals. As the names suggest - STA is a timing 'Analysis' step, where we do an analysis using tools such as Primetime to check if the design meets the timing specification. CTS on the other hand is a clock tree 'Synthesis' step - it is a step in the Implementation process of the chip, where the clock tree(s) is inserted into the design to connect a clock(s) to all FF in the design. Unlike regular logic, the clock is a high fanout net and needs special treatment to ensure that it reaches all the FF with minimal skew, latency etc. Hence this is done as a separate synthesis step after regular logic synthesis. Once the clock tree has been inserted, we do what is called a postlayout STA to check if all timing can be met.

-D
 

pradeepkumar481

Member level 1
Joined
Nov 20, 2006
Messages
32
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,286
Activity points
1,516
hello gmailbond

what ever saurabh has said is absolutly correct. STA only deals with Timing analysis of ur circuit and CTS is w.r.t inserting the clock tree in to u r design and it (The goal of CTS) is used to minimize skew and insertion delay.

Thankyou
Pradeep
 

raju3295

Full Member level 4
Joined
Jan 4, 2007
Messages
206
Helped
17
Reputation
34
Reaction score
4
Trophy points
1,298
Activity points
2,376
adding to the above explanations, before CTS clock is treated as a ideal net, means its not synthesized, so there is no point in doing hold analysis , as clock reaches the both f/fs at the same time.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top