What is the difference between Path, Net, and Node in FPGA design?

Status
Not open for further replies.
M

msdarvishi

Full Member level 4
Joined
Jul 30, 2013
Messages
230
Helped
1
Reputation
2
Reaction score
1
Trophy points
18
Activity points
2,349
Dear all,

I am wondering the difference between "Path", "Net", and "Node" definitions in Xilinx FPGA applications. I am writing a scientific report and I have to clearly state them in my text.

Kind replies and helps are in advance appreciated.


Regards,
 

Look at UG912 - Vivado Design Suite Properties Reference Guide it has definitions for NODE and NET. I'm assuming the PATH property you may be referring to is the TIMING_PATH.
 
Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…