Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What is synthesis and why we need it?

Status
Not open for further replies.

Dhans

Junior Member level 3
Joined
Sep 14, 2005
Messages
30
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,473
what is synthesis? why we need to do it?

whether synthesis comes first or simulation?
 

synthesis

synthesis is if the present tools can make some sense out of ur code, ie.transform it to flops, logic gates, memories etc. or not.
 

synthesis

Hi,

Synthesis (in a simple explanation) is the stage in the design flow where u translating ur HDL code (RTL) into gates.

To answer ur third Q, I think u must need to know and understand ASIC/FPGA design flow.

;)
 

synthesis

Synthesis is a process of converting high level description (HDL) of a design into a optimized gate level representation (Netlist) given a standard cell library and certain design constraints.
 

synthesis

This step comes after HDL entry and is performed by a synthesis tool .If you use Xilinx free ISE , a synthesis tool called XST is used easily through the project navicator's graphical user interface. You can download ISE from www.xilinx.com and read the XST guide ,then write vhdl code and double click the synthesis process and look at the log file that you get.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top