what is speed grade of an FPGA ?

Thread starter balavinayagam
Start date May 4, 2010

Status: Not open for further replies.

May 4, 2010

balavinayagam

Member level 3

i used a spartan 3e board and i entered a speed grade of -4. Generally what is this speed grade. i read about it being some speed of an IOB block. What is it actually and why is it negative

Status: Not open for further replies.

Similar threads

C
what create_generated_clock is used for?
- Started by coshy
- Mar 21, 2024
- Replies: 6
ASIC Design Methodologies and Tools (Digital)
A
What are different types of ENDCAP cells in VLSI and what is the actual difference between them?
- Started by Ashokb431
- Nov 22, 2023
- Replies: 5
ASIC Design Methodologies and Tools (Digital)
What is delay cell? Is it just big buffer?
- Started by Collang2
- Jan 6, 2024
- Replies: 1
ASIC Design Methodologies and Tools (Digital)
Z
What is hardware concurrency platforms for FPGA?
- Started by zzzhhh
- Mar 12, 2023
- Replies: 1
ASIC Design Methodologies and Tools (Digital)
K
Implementaing an ASIC design on an FPGA
- Started by keyboardcowboy
- May 3, 2023
- Replies: 6
ASIC Design Methodologies and Tools (Digital)

what is speed grade of an FPGA ?

balavinayagam

Member level 3

Similar threads

Privacy & Transparency

Privacy & Transparency