Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What is setup time violation for the circuit?? Pls help

Status
Not open for further replies.

melryin

Newbie level 4
Joined
Aug 2, 2007
Messages
7
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,328
I have problem finding the settup violation for the circuit on the attachment.

Can anyone help to find the setup violation and how to fix the problem???

Thank you so much!!!
 

ubna

Advanced Member level 4
Joined
Jul 25, 2007
Messages
112
Helped
14
Reputation
28
Reaction score
5
Trophy points
1,298
Location
India
Activity points
1,819
Can you make the question clear?

You haven't mentioned the clock period and the setup time for the registers

In your circuit when the clock period is greater than 11ns it works fine..
 

melryin

Newbie level 4
Joined
Aug 2, 2007
Messages
7
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,328
the question does not give any information on the setup time and clock period as well.

I was cracking on this for long time. THank you so much for pin point the lack info on this question!!

Really thank you so much!
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top