Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What is NOT gate push-back technique?

Status
Not open for further replies.

zhiling0229

Member level 1
Joined
Jul 26, 2006
Messages
34
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,592
not gate push-back

Hi,

Can anyone explain to me what is NOT gate push-back technique?

Thanks
 

the assignment to disallow not gate push-back

The NOT-Gate Push-Back option is an advanced logic synthesis option, which allows the compiler’s logic synthesizer module to push an inversion (i.e., a NOT gate) back through a register and implement it on that register’s D input.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top