Continue to Site

Welcome to

Welcome to our site! is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

what is meant by logic optimization?

Not open for further replies.
for example,

using k-map or Quine–McCluskey algorithm to reduce the logic. There are other algorithms too.

Remember to google first

Hi all,

when perform Logic optimization in tools what happens ?


Logic optimization, a part of logic synthesis, is the process of finding an equivalent representation of the specified logic circuit under one or more specified constraints. Generally the circuit is constrained to minimum chip area meeting a pre-specified delay.

Not open for further replies.

Part and Inventory Search

Welcome to