Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Thanks for the link but i really want to know how???
Let us suppose i have a PCB with a Xilinx chip on it... how am i going to write a code for it to check for the boundary scan?? and what all does this scan??
JTAG is a mechanize which allows o test the chip/PCB for faults. You can imagine JTAG as a state machine which can load data in PCB and get the data out from that PCB.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.