Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What is Flip chip IO , Inline, Staggered IO

Status
Not open for further replies.

sharu

Newbie level 4
Joined
May 6, 2005
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,340
staggered io

What is Flip chip IO , Inline IO, Staggered IO? Which IO should we used in chip design? IS there any criteria?
 

stagger io

Flip chip IO is for flip chip package.
Inline and staggered IO is only different in IO pitch.
For example, Inline IO pitch is 100um and staggered IO is only 50um.
Choosing inline or staggered IO is decided by the real chip whether it is core limit or IO limit.
 

inline io

in the simpler sense, flip chip io places IO pad on chip internal. Inline aligns all IO pads at each sides of the core. Staggered IO use two rows to aligns IO pads.
 

staggered inline

Yes, staggered IO is IO with two kinds of different bonding wires.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top