Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What is difference between HFN synthesis and CTS?

Thread starter manikanta.9332
Start date Feb 14, 2013

Status: Not open for further replies.

Feb 14, 2013

#1

M

manikanta.9332

Member level 3

Member level 3

Hi all,

What is difference between HFN synthesis and CTS?

Thanks..........

Feb 14, 2013

#2

O

OhaAmo

Member level 4

Member level 4

Check
https://chipdesignart.wordpress.com/2007/12/20/high-fanout-nets-signalclock-nets/

Status: Not open for further replies.

Similar threads

F
data bus width difference between processor and memory
- Started by fragnen
- Oct 14, 2024
- Replies: 11
ASIC Design Methodologies and Tools (Digital)
H
what is the effect of crosstalk in the common clock path on setup and hold between a REG2REG path ?
- Started by helloPDworld
- Nov 20, 2024
- Replies: 3
ASIC Design Methodologies and Tools (Digital)
Synthesis with blackbox in Genus
- Started by artecoll
- Apr 2, 2025
- Replies: 1
ASIC Design Methodologies and Tools (Digital)
M
Title: Formality Synthesis to SCAN: Verification Issue
- Started by mini9136
- Jan 8, 2025
- Replies: 0
ASIC Design Methodologies and Tools (Digital)
What is the difference between SI in prime time and SI in HSPICE?
- Started by Collang2
- Dec 7, 2023
- Replies: 2
ASIC Design Methodologies and Tools (Digital)

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.

Accept Learn more…

Top