I just refrain my question to a very clear manner (my doubt is analyzing reports in PT- STA)
I am seeing violations of 30 + ns (12 ns is my design - clock period)
when i switch on CLOCK gatting ON in PT ,
How i can interpret whether that is valid or not