After Placement & Routing of the HDL module on a targetted FPGA device, Post P&R simulation model can be generated. This model includes the actual logic & routing delays in a Standard Delay Format (SDF file), which can be included for the simulation. This whole process is known as Backannotation.