Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What is a1() in this verilog-AMS code?

Status
Not open for further replies.

ruwan2

Member level 5
Joined
Nov 29, 2011
Messages
90
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
2,141
Hi,

I see the following on the language reference document. After I look around for some time, I still do not understand what "A a1()" means.

Could you help me on this question?


Thanks,




module top;
A a1();
B b1();
endmodule
module A;
electrical n,p;
branch (n,p) b;
analog V(b) <+ 1.34;
endmodule
module B;
analog $strobe("voltage == %g", V(top.a1.b));
endmodule
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top