Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

what happens at simulation in Xilinx?

Status
Not open for further replies.

gmish27

Member level 1
Joined
May 12, 2011
Messages
34
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,288
Activity points
1,553
hello there! Can someone please tell me in a verilog project the simulation carried after synthesis is done on the basis of the hardware made or on the basis of the sequence of codes written in the .v file???

and if i wrote various assign statements sequentially in my project then during simulation is the execution being carried out line-by-line or only synthesis is done line-by-line???
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top