Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What does EXTRA_MASK means ?

Status
Not open for further replies.

fasto2008

Member level 4
Joined
May 24, 2008
Messages
76
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Location
Usa
Activity points
1,845
Hello eveyone,
Can somone help me to Know this derived layer from Tanner.
gate=poly & active & not Ext_Mask_Mos
And what is the function of Extra Mask in the circuit ?

Thank a lot for your help
 

Extra_Mask is the mask besides normal maskes. For example, nwell is a normal mask in psub process while zener implantation is the extra_mask!
 

hi,

Basically from layout drawing Gate/MosTransistor is defined by overlaping of poly and active layer.

while in drawing of an invertor poly crosses n-well also but over laping of poly and n-well can not defined as gate or Transistor.

HTH
 

It depends on your technology. For example, it might be used to define Normal VT, Low VT or Zero VT transistors. So some extra masks are needed and they will also be needed when stream out.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top