Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

what does DEADLOCK mean.....in Bus Architectures

Status
Not open for further replies.
G

Guru59

Full Member level 4
Joined
Jul 10, 2006
Messages
217
Helped
7
Reputation
14
Reaction score
3
Trophy points
1,298
Activity points
2,812
what does DEADLOCK mean.....in Bus Architectures


thanks
 

Hi,

Suppose a device(master) is holding the ownership of the bus and is communicating with the target and all of a sudden an other device(master1) tries to take over the ownership of the bus coz of some interrputs, in such a case there might appear a deadlock situation.

Usually this is avoided by fair arbitration.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top