Non AMP

What can be the interview questions on vhdl/verilog & tc

Thread starter abhineet22
Start date Feb 25, 2005

Status: Not open for further replies.

Feb 25, 2005

#1

A

abhineet22

Advanced Member level 4

interview question

can any one forward me what questions will ask in interviews on vhdl/verilog and tcl/tk.

Feb 25, 2005

#2

semiconductorman

Full Member level 3

Re: interview question

Good list
**broken link removed**
http://asic-world.com/digital/questions.html

Status: Not open for further replies.

Similar threads

M
Verilog/VHDL Verification Assistant
- Started by MrCiffa
- Mar 24, 2024
- Replies: 9
ASIC Design Methodologies and Tools (Digital)
J
question on power analysis, after synthesize the verilog RTL model
- Started by jj00510
- Apr 18, 2024
- Replies: 3
ASIC Design Methodologies and Tools (Digital)
B
Can't find definition of decap cells on the .lib file.
- Started by bidhanpoudel
- Apr 10, 2024
- Replies: 2
ASIC Design Methodologies and Tools (Digital)
B
[SOLVED] Signal coming as undefined in verilog behavioral simulation
- Started by bongosontan
- Mar 25, 2024
- Replies: 2
ASIC Design Methodologies and Tools (Digital)
F
Priority keyword of System Verilog
- Started by fragnen
- May 9, 2024
- Replies: 4
ASIC Design Methodologies and Tools (Digital)