Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
There are different ways to model a digital circuit in Verilog as gatelavel modelling, behavioral modelling, dataflow modelling, structural modelling. Based on your requrement, features and complexity, you have to decide your design modelling.
u can start learning verilog by doing simple examples then moving to more complex ones...HDL chip design by Smith is a good book to begin,,,,it also has parts on VHDL guiding you through different design stages
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.