Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What are the methods for reducing cross-talk between different metal layers in CMOS ?

Status
Not open for further replies.
D

deepa1206

Junior Member level 3
Joined
Jun 12, 2009
Messages
30
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,518
Hi

Can anyone tell me what are the various methods used to reduce cross-talk between different metal layers in cmos layouts ?

Thanks
Deepa
 

Layout related

adding spaces
 

Re: Layout related

Can you please explain, what do you mean by adding spaces? Do you mean increasing distance between the wires?
 

Re: Layout related

1. More spacing between wires
2. Using wider wire for potential victim.
3. Avoiding the long paralell wiring.
4. Sizing up the driver of victim.
 
Last edited:

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top