Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What are the advantages of latch and flipflop?

Status
Not open for further replies.
Y

ysrkreddy

Newbie level 4
Joined
Sep 8, 2006
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,321
latch and flipflop

hi
tell me the advantages between latch and flipflop
thanks
 

Re: latch and flipflop

Latch is a level sensitive device and flip-flop is edge sensitive device ..
Latch is sensitive to glitches on enable pin, where as flip-flop is immune to glitches ..
Latches take less gates (also less power) to implement then flip-flops ..
Latches are faster then flip-flops ..

Regards,
IanP
 

latch and flipflop

Also, it is bad practice to implimmetnt latchs in FPGA/CPLD
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top