Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

what are glitches in digital logic circuits

Status
Not open for further replies.

saudrehman

Member level 1
Joined
Dec 20, 2005
Messages
41
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
1,713
glitches digital logic

Can anybody explain clearly what are glitches and why do they occur in logic circuits?
 

eecs4ever

Full Member level 3
Joined
Jan 31, 2006
Messages
179
Helped
28
Reputation
56
Reaction score
10
Trophy points
1,298
Location
Analog Environment
Activity points
2,852
asch1hazshortj.pdf

A glitch happens sometimes as signals propagate through combinational logic.
Before reaching the final steady state value, sometimes, a wrong intermediate value shows up at the output during the settling phase. This is called a glitch.

The reason why it happens is because of the different signal paths have different delays. So when one input reaches the input of a gate while the other input is delayed, the wrong output may occur. The output signal will be corrected once all of the correct input has propagated through.


I've attached a simple diagram.
In the picture below, because of the inverter delay, the AND gate sees both of its input high for a short time. This is when the glitch happens.

for a more detailed description, see below:
https://www.doe.carleton.ca/~jknight/97.267/267_04W/Asch1HazShortJ.pdf

Good luck!
 

Santoshalagawadi

Member level 3
Joined
Jan 23, 2006
Messages
61
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,288
Activity points
1,869
glitch in digital logic

gleaches are unwanted signals that occur in the circuit

the gleaches can observed in flipflops

gleach will damage the circuit at times.
 

carrot

Full Member level 3
Joined
Feb 23, 2004
Messages
184
Helped
9
Reputation
18
Reaction score
4
Trophy points
1,298
Location
Bangalore, India
Activity points
1,532
Hi

Suppose you have a combinational logic and if assume having a unit gate delay for each of them, and if the path taken from input to output say, 1st path is having 2 gates and 2nd path is having 2 gates, and if the inputs is given to it, then definitely because of an additional gate in the second path, there exists a glitch in the circuit.

But if you consider the gate has zero delay(unrealistic), then the problem of glitches does not exit
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top