Wave Impedance - ideal trace width TTL vs CMOS

Status
Not open for further replies.

Jester

Full Member level 6
Joined
Aug 18, 2012
Messages
377
Helped
7
Reputation
14
Reaction score
7
Trophy points
1,298
Location
.
Activity points
4,754
I realize PCB dielectric comes into play, assume:
ground plane is 60 mils from signal for 2 layer board and 10 mils for 4 layer board

What are rule-of-thumb ideal trace widths for:

2 layer PCB 4 layer PCB
TTL
CMOS

Thank you
 

Unless the tracks require a controlled impedance choose a width that fits with the component footprints, just keep them all the same.
If it does require controlled impedance you are going to have fun on 2 and 4 layer boards as generally the requirement for bog standard digital is 50R, so for a 2 layer board 2.5mm wide traces and for a 4 layer about 0.9mm traces.
But as said unless there is a requirement for controlled impedance don't bother...
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…