Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] voltage at gate in current mirror

Status
Not open for further replies.

BartlebyScrivener

Member level 5
Member level 5
Joined
Feb 8, 2012
Messages
90
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Visit site
Activity points
2,081
I am using cadence to try and understand current mirrors. I have created the following circuit

Screen Shot 2013-11-06 at 13.03.33.png

If I sweep my load voltage from 0-3 volts and graph the voltage at the gate, the gate voltage follows the load voltage.

I cannot understand how the gate voltage is dependent upon the load voltage?
 

Attachments

  • Screen Shot 2013-11-06 at 13.08.12.png
    Screen Shot 2013-11-06 at 13.08.12.png
    11.9 KB · Views: 145

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top