Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

vlsi chip designing........

Status
Not open for further replies.

Muthuraja.M

Advanced Member level 4
Full Member level 1
Joined
Jul 20, 2013
Messages
101
Helped
0
Reputation
0
Reaction score
0
Trophy points
16
Visit site
Activity points
634
Hi guys ,

Can anyone tell the developing procedure of a digital low pass filter in verilog.

I m having idea about the design but i dont know how to start it.

Thanks in advance........
 

You can do with Verilog on Model sim/ FPGA syntthesis
or Model sim/ Synopsys Design compiler/ Cadence soc encounter
 

I dont know how to start ? How to generate a random frequency of clock pulse ?
 

I dont know how to start ? How to generate a random frequency of clock pulse ?

As i know First generate the analog signal or clock pulse text file with Matlab, and read the text file in verilog or vhdl
 

For example If i have generate an analog signal of Asin(2*pi*f*t)

How can i read that signal using verilog :

please clarify
 


Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top