Port Map
Advanced Member level 4
Vivado debuging and keep attribute!
Hi,
It was so easy for me to use ChipScope for debugging, but in vivado I've problems?
naming signals in code and finding them on vivado debugger is not easy.
in debugging by vivado, names of signals changes and it is not easy to clarify the signals I connected in to probes.
also probes bits are not named on debugger in a sequence to rename them to my signals name.
I can use Keep attribute in vhdl code to preserve signal name and so in vivado debugger I can find the signal.
but this causes Timing effects on my design.
have anybody other method for finding signals in vivado debugger in an easy way?
Hi,
It was so easy for me to use ChipScope for debugging, but in vivado I've problems?
naming signals in code and finding them on vivado debugger is not easy.
in debugging by vivado, names of signals changes and it is not easy to clarify the signals I connected in to probes.
also probes bits are not named on debugger in a sequence to rename them to my signals name.
I can use Keep attribute in vhdl code to preserve signal name and so in vivado debugger I can find the signal.
but this causes Timing effects on my design.
have anybody other method for finding signals in vivado debugger in an easy way?