Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] vias placement in Altium Designer

Status
Not open for further replies.

willycat

Newbie level 6
Joined
Aug 22, 2011
Messages
14
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,430
Hi,

is it possible in Altium to avoid vias under components when auto routing ?

Thanks,

Willy.
 

Thanks for the reply.

I already took an eye on this web site but didn't find the answer.

It is possible to avoid vias in particular areas by using "keep out" area or pour polygon, but you avoid copper tracks to. And i don't know how to tell Altium not using vias.

Does anyone know an solution to this ?

Thanks,
 

Place (pour) a hatched polygon on an unused mid layer, then use Tools Convert to free Primitives so the polygon is then free no-net tracks, the auto router will then not place vias in that area.
 

Hi,

Thanks for the reply,

Willy.
 

Hi. I'm trying to solve the same problem in Altium 13 -- no luck. Can you please explain step-by-step how to do it?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top