Via defining in ADS: cond1 and cond2 issue

[ommumm]

Via in @ds

In @ds there are three layers to define a via that are,hole,cond1 & cond2
cond1 is upper tranaitional metal Layer and cond2 is bottom transitional metal layer
I have defined cond1 as cond, but what should I define cond2

 

[dopradar]

Via in @ds

Hi all,

About the via in ADS, I also have a problem:

when I use the VIA2(Cylindrical via hole in microstrip) in ADS, there is a range of usage: 100um<H<635um, if I want to set PCBoard height as 1.6mm. How to ensure the model's accuracy?or is there another method for substitute? Thanks!

 

[kella]

Re: Via in @ds

In @ds there are three layers to define a via that are,hole,cond1 & cond2
cond1 is upper tranaitional metal Layer and cond2 is bottom transitional metal layer
I have defined cond1 as cond, but what should I define cond2

In my design I have selected cond2 as cond.

/K

 

[Soben]

Re: Via in @ds

Since the Via goes to your ground in microstip cond2 layer is just cond, same as cond1, cond1 and cond2 have an affect if u using multilayer or overlapping layers.