VHDL/verilog code for RS(7,3) standard

Status
Not open for further replies.

roopaabraham

Newbie level 1
Joined
Feb 16, 2009
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,285
hai,
as part of my project work i am need of VHDL/verilog code for reed solomon encoder and decoder for RS(7,3) standards.can anybody provide the coding .please mail to :me.meghna2009@rediffmail.com.
thanks in advance
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…