Dear all,
I know that usually is made the schematic to VHDL translation but I'm starting in learning this language and I like to know if using Modelsim or other software there is a way to show in a schematic like way the equivalent of a previously written VHDL code.
Dear all,
I know that usually is made the schematic to VHDL translation but I'm starting in learning this language and I like to know if using Modelsim or other software there is a way to show in a schematic like way the equivalent of a previously written VHDL code.
If VHDL to Schematic only, XILINX can handle it by View RTL Schematic option. If you want to get a VHDL netlist(gate-level) design, use Design Compiler...