Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

vhdl SXT function - How they process the function?

Status
Not open for further replies.

fanwel

Full Member level 3
Full Member level 3
Joined
May 26, 2011
Messages
178
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,298
Visit site
Activity points
2,878
Hai all,

I have learn about SXT function and I have 1 line code (from example) as below:

bp<=SXT(a,9) + b;

where bp: std_logic_vecor(8 downto 0), a: std_logic_vector(7 downto 0), b: std_logic_vector(7 downto 0)
As I know and understand, SXT function is used to extend the bit width. From the above line code, how exactly they perform? I confuse why need to use SXT function and not just add a with b? :-(Need helps from expert.Thanks in advance
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top