Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

VHDL code error: signal of type real is not supported

Status
Not open for further replies.

chitra ranganath

Member level 2
Joined
May 15, 2011
Messages
50
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,568
hi
in my vhdl code i`m getting an error saying

Xst:1547 - "F:/Xilinx/img_wr1/img_wr.vhd" line 75: Signal <comp_cnt> of type real is not supported.
pls help me to overcome this error as early as possible
 

Re: signal of type real.

You should read your errors.

Real type is not supported in synthesis. if you want to do floating point, you need to use the floating point IP cores, which will use std_logic_vectors.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top