Continue to Site

Welcome to

Welcome to our site! is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

VHDL and Verilog testbench

Not open for further replies.


Junior Member level 1
May 8, 2004
Reaction score
Trophy points
Activity points
verilog testbench pdf

Hi friend,

I am new to VHDL and Verilog. Could anybody provide some information about how to writing testbench in these two lanuage?


vhdl testbench book

You can write a verilog module instantiated in vhdl directly as it can be done for vhdl module. or viseversa. Just compile as you compile regularly...elaborate top level testbench..simlate...this is valid for cadence nc ...
i dont know about other tools

vhdl testbench primer

just go through the book ASIC by douglous smith. it is very good and you can compare both languages at a time.

instantiating verilog in vhdl test bench

this doc from xilinx shows how to write effective testbenches.


vhdl test bench.pdf

Just go thro the verilog & Vhdl ebooks in the you will get better examples in the books

verilog testbench books

Hi Keith,
Aim of testbench is to verify the functionality of Device Under Test (DUT), so you need to generate the various possible inputs for DUT and observe the outputs of DUT. One way to make sure that DUT is behaving correctly is to compare the output with the expected output for the inputs provided to DUT. You can use behavioural model off DUT for generating expected outputs.
You can instantiate the DUT in your testbench and drive its inputs from testbench.

You can refer to books for detailed description. If you have some specific doubt, do post it.


Yeah, go through th book writting testbanches which is aviliable in ebook upload download section of foroum

Dear All,

Thanks for your valuable advice. I think the I will find a book of VHDL And Verilog for the testbench. Thanks!


" Writing test benches " is a good book to read and has a lot of implemration methods and tecqniques

You can refer to books of J.Bhaskar and Samir palnitkar. These r the books that have some information about testbenches. If interested u can also visit


    Points: 2
    Helpful Answer Positive Rating
Well, writing a testbench for a design could be a hassle it depends on the design itself. Well, if you are serious about learning how to build a testbench, let me know and I can help you out by showing you the right path.

you can search the books in this forum.

1. Functional Verification of HDL Models (scaned by Roman).pdf
2. A Verilog HDL Test Bench Primer.pdf
3. how to write testbench.pdf

you can see this book << write testbench>>

You can use the freely available
testbench generators coming
from Questa Technologies:

**broken link removed**

Send mail to support for any assitance/enahancement.

Not open for further replies.

Part and Inventory Search

Welcome to