Verilog to VHDL converter ?

Status
Not open for further replies.
If you dont mind the VHDL being a netlist, a synthesis tool will do the job.

But any decent commercial simulator will do both languages
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…