Non AMP

Verilog shift operation (>>)

Thread starter priya17
Start date Nov 13, 2014

Status: Not open for further replies.

Nov 13, 2014

#1

P

priya17

Newbie level 5

for (i=0;i<2;i=i+1)
j=i>>2;
h=(1>>2)-j;

what will be the value of h and j?

Status: Not open for further replies.

Similar threads

L
How to plot jitter tolerance in cadence with verilog-A behavior model
- Started by LiaoJJ
- Apr 28, 2024
- Replies: 1
Analog Circuit Design
Z
Integrator operation
- Started by zxcv2201
- Jan 28, 2023
- Replies: 13
Analog Circuit Design
W
Why current mode logic circuit must provide a bandwidth of about 0.7rb(operation rate)?
- Started by wsad520wsad
- Oct 8, 2023
- Replies: 0
Analog Circuit Design
Q01 – Voltage to Phase Shift?
- Started by KerimF
- Mar 30, 2023
- Replies: 27
Analog Circuit Design
M
Is it possible to create a voltage source in verilog in cadence virtuoso?
- Started by mssong
- Feb 6, 2024
- Replies: 1
Analog Circuit Design