Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] Verilog: Need help with 8bits accumulator using 4bits adder.

Status
Not open for further replies.

u24c02

Advanced Member level 1
Advanced Member level 1
Joined
May 8, 2012
Messages
404
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,298
Visit site
Activity points
4,101
Hi.
I need to construct an 8-bit accumulator. For this, I need an 8-bit adder.
But my ASIC vendor’s technology library has only 4-bit adders. So I construct
the accumulator.
When I synthesized the circuit, I found that there was a max-delay violation on the “Carry” signal between the two adders. To correct this, I added a flip flop in the Carry-path, as follows.

q3.jpg

But the problem is that the output result wrong. But I don't know. what changes need to be made to this new circuit?

Please help me
 
Last edited:

When I synthesized the circuit, I found that there was a max-delay violation on the “Carry” signal between the two adders. To correct this, I added a flip flop in the Carry-path, as follows. But the problem is that the output result wrong. But I don't know. what changes need to be made to this new circuit?

How did you expect adding a register to a combinatorial path would still let the carry work? I think you better go back and look at the design of an adder, follow the carry path and see for yourself that adding a register to that path breaks the adder.

Either create a pipelined adder (which is not the same as daisy-chaining adders), make a carry look ahead adder, or start researching designs for other fast carry adders.

I'm really surprised that in an ASIC an 8-bit adder doesn't make timing, what clock frequency is that adder running at?

- - - Updated - - -

If you can live with a pipelined adder and have to use the 4-bit library adder.
Capture.JPG

- - - Updated - - -

Okay I fixed the missing carry pipeline register (the register you added) and moved the blocks around so it's easier to see the "pipelined" architecture using the 2 nibble adders. I'm assuming the nibble adders are combinational.
 
Last edited:
Thanks great! sir, I have some question
first, is pipe upper nibble means just flip-flop register? Or something else?

- - - Updated - - -

Thanks great! sir, I have some question
first, is pipe upper nibble means just flip-flop register? Or something else?

I have totally got it.Thanks Sir again.
 
Last edited:

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top