Verilog how to lock value?

Status
Not open for further replies.
A

adgjl40112

Newbie level 5
Joined
Mar 26, 2010
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,349
Hi, guys. I have a verilog problem.
In verilog, how do we lock the value?
What I mean is that I have a counter, and I want to increase it only one time.
If I put counter in the sequential block . It will increase when every posedge clock arrive. It's not what I desired. I want to increase the counter again until next enable signal arrive.

How can I achieve this?

For example, A is my input
Code: 
always@(posedge clk)
begin
   if (A)
       counter <= counter + 1;
end

It will increase the counter when every psoedge clk arrive.
But I want the counter only increase once. And it increase again when A signal is change.
Please help
 

Can you tell the clock u use to generate the A signal?
Say, if u generate the A signal with a lesser clock than clk then counter increments many times.
 

If i understand correctly ur prob

I think just change the sensitivity list

Always @( signal on which u want to execute always block )
 

What is the A signal? A 1 bit value? The way your counter is setup now it will increase on the positive edge of the clock whenever A is not equal to 0. You may need to refine your if logic.

For instance, create a register for the previous value of A and register it every clock cycle. Then increment your count when A != A_prev.
 

Sounds like a bad explanation of a simple intention. Do you want to count each edge of signal A? Synchronous edge detection can achieve it easily:
Code: 
reg as1,as0;
always@(posedge clk) 
begin
   as0 <= A;
   as1 <= as0;  
   if (as0 && !as1) 
       counter <= counter + 1; 
end
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…