Re: [verilog] how can I include different file in a same mod
Using Pure verilog you cant do this because pure verilog has very poor
preprocessing capability. You can search net for verilog preprocessors if
you want to do this! OR you need to use macro language m4 to do this!
This will add one more step to ur verilog flow viz code generation!
Hope this helps!