jimjim2k
Advanced Member level 3
Verilog/Perl (download)
Hi
Verilog/CodeGen version 0.9.1
=============================
Provides an object-oriented environment to generate Verilog code for modules and testbenches. The Verilog::CodeGen module provides two functions, one to create a code template and another to create a Perl module which contains the device library. This module , DeviceLibs::YourDesign, provides the class methods and contains the objects for every Verilog module; the objects are created based on a fixed template.
The purpose of this module is to allow the generation of customized Verilog modules. A Verilog module can have a large number of parameters like input and output bus width, buffer depth, signal delay etc. The code generator allows to create an object that will generate the Verilog module code for arbitraty values of the parameters.
See h**p://www.comms.eee.strath.ac.uk/~wim/verilog_codegen.html for more info.
1. h**p://www.cpan.org/modules/by-category/09_Language_Interfaces/Verilog/
Verilog:
li
=============================
This is the Verilog:li Perl Package.
This package provides access to Verilog PLI routines from within
Perl.
2. h**p://www.cpan.org/modules/by-category/09_Language_Interfaces/Verilog/
* -> t
tnx
Hi
Verilog/CodeGen version 0.9.1
=============================
Provides an object-oriented environment to generate Verilog code for modules and testbenches. The Verilog::CodeGen module provides two functions, one to create a code template and another to create a Perl module which contains the device library. This module , DeviceLibs::YourDesign, provides the class methods and contains the objects for every Verilog module; the objects are created based on a fixed template.
The purpose of this module is to allow the generation of customized Verilog modules. A Verilog module can have a large number of parameters like input and output bus width, buffer depth, signal delay etc. The code generator allows to create an object that will generate the Verilog module code for arbitraty values of the parameters.
See h**p://www.comms.eee.strath.ac.uk/~wim/verilog_codegen.html for more info.
1. h**p://www.cpan.org/modules/by-category/09_Language_Interfaces/Verilog/
Verilog:
li =============================
This is the Verilog:
li Perl Package.This package provides access to Verilog PLI routines from within
Perl.
2. h**p://www.cpan.org/modules/by-category/09_Language_Interfaces/Verilog/
* -> t
tnx
